Recon gurable Data Converter as a Building Block for Mixed-Signal Test
نویسنده
چکیده
A recon gurable data converter (RDC) that can be con gured to a number of ADCs and DACs having different speeds and resolutions for testing mixed-signal systems is proposed. It can be used as a building block in mixed-signal boundary scan or built-in self test (BIST) techniques. The RDC can also be con gured as random noise generators and used as test stimuli in BIST. Since the required area of the proposed RDC is only slightly larger than that of a conventional pipelined ADC, it can be used in many mixed-signal systems.
منابع مشابه
The Systolic Recon gurable Mesh
In this paper, we introduce the Systolic Recon gurable Mesh (SRM), which combines aspects of the recon gurable mesh with that of systolic arrays. Every processor controls a local switch that can be recon gured during every clock cycle in order to control the physical connections between its four bi-directional bus lines. Data is input on one side of the systolic recon gurable mesh and output fr...
متن کاملRecon gurable Computing for Digital Signal Processing: A Survey
Steady advances in VLSI technology and design tools have extensively expanded the application domain of digital signal processing over the past decade. While application-speci c circuits and programmable digital signal processors remain the implementation mechanism of choice for many DSP applications, increasingly new system implementations based on recon gurable computing as being considered. ...
متن کاملA Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications
Recently, computer architectures that combine a recon gurable (or retargetable) coprocessor with a general-purpose microprocessor have been proposed. These architectures are designed to exploit large amounts of ne grain parallelism in applications. In this paper, we study the performance of the recon gurable coprocessors on multimedia applications. We compare a Field Programmable Gate Array (FP...
متن کاملA Novel Dynamic Task Scheduling Algorithm for Grid Networks with Recon gurable Processors
The incorporation of recon gurable processors in computational grids promises to provide increased performance without compromising exibility. Consequently, grid networks (such as TeraGrid) are utilizing recon gurable computing resources next to general-purpose processors (GPPs) in their computing nodes. The near-optimal utilization of resources in a grid network considerably depends on the app...
متن کاملReconngurable Computing: Architectures, Models and Algorithms Current Science: Special Section on Computational Science
ion Mapping Parameters Scheduling Figure 2: Traditional Design Synthesis Approach and the Model-based Approach One major problem in using FPGAs to speed-up a computation is the design process. The \standard CAD approach" used for digital design is typically employed (see Figure 2). The required functionality is speci ed at a high level of abstraction via an HDL or a schematic. FPGA libraries sp...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1997